Anveshana’s International Publication - DESIGN AND FPGA IMPLEMENTATION OF AN XOR BASED 16-BIT CARRY SELECT ADDER FOR AREA DELAY AND POWER MINIMIZATION

DESIGN AND FPGA IMPLEMENTATION OF AN XOR BASED 16-BIT CARRY SELECT ADDER FOR AREA DELAY AND POWER MINIMIZATION

DESIGN AND FPGA IMPLEMENTATION OF AN XOR BASED 16-BIT CARRY SELECT ADDER FOR AREA DELAY AND POWER MINIMIZATION

310 Downloads