IMPLEMENTATION OF DYNAMICALLY RECONFIGURABLE ARITHMETIC UNIT FOR VIDEO ENCODING

MAHESH KUMAR N
Sl. Gr. Lecturer
Electronics and communication engineering
T.M.A.E'S Polytechnic HOSAPETE
mahesh_srihari@rediffmail.com

Abstract

The field of inexact figuring has become basic thought from the exploration assemble in the past couple of years, especially concerning diverse flag preparing applications. Picture and video pressure calculations, for instance, JPEG, MPEG, et cetera., are particularly engaging contender for estimated figuring since they are tolerant of registering imprecision in light of human vagary, which can be manhandled to recognize exceedingly control beneficial use of these calculations. Regardless, existing estimated structures commonly settle the level of equipment figure statically and are not adaptable to enter information. For example, if a settled rough equipment setup is used for a MPEG encoder (i.e., a settled level of figure), the yield quality moves tremendously for different info recordings. This paper tends to this issue by proposing a Re-configurable rough engineering for MPEG encoders that overhauls control use while keeping up a particular PSNR edge for any video. Trial comes to fruition show that our approach of capably adjusting the level of equipment figure in perspective of the info video respects the given quality bound (PSNR corruption of 5-20%) transversely finished different recordings while achieving a power assets of 13-18% over a standard non-approximated MPEG encoder design. Notwithstanding the way that the proposed Re-configurable rough engineering isdisplayed for the specific case of a MPEG encoder, it can be adequately connected with other DSP applications.

Keywords: MPEG, JPEG, PSNR

INTRODUCTION

Computer Vision algorithms and strategies are progressively powerful and precise, advertising new conceivable outcomes for the treatment of visual data. In any case, this involves an expanding in the computing necessities, and their usage on gadgets past the extent of the models is winding up plainly more mind boggling. Novel methodologies are required all together not to trim the attributes of the algorithms and to meet the distinctive exchange offs, for example, speed, dormancy, power consumption or cost. This incorporates both hardware architectures and programming procedures to completely abuse the computing capacities of the objective gadget and to exploit the qualities of the algorithms.

For a given Computer Vision issue there are a wide range of systems and methodologies proposed in the writing. The assortment of algorithms is exceptionally expansive and theyintroduce extremely distinctive qualities, including data portrayal or math operations as well as additionally unique computing standards and program many-sided quality. This makes the outline of the hardware gadgets exceptionally difficult if a similar design needs to confront distinctive algorithms with tight limitations. Desktop computers are

frequently utilized to build up the algorithms. They offer vast adaptability to run any calculation and assess its plausibility and exactness. Be that as it may, the objective gadget is application-needy and supplementary hardware modules are much of the time used to accelerate the calculation. Keeping in mind the end goal to meet the necessities of the application, a custom design might be a need. For this situation, all figures of legitimacy are probably going to be streamlined. There are a wide range of fields where the diverse exchange offs are pretty much essential so the distinctive architectures need to manage diverse limitations. The advances in the semiconductor business empower inserting an ever increasing number of assets in a similar unit of range while keeping up limited power consumption. This have made conceivable to grow new implanted processors with comparative execution to later past regular frameworks. Along these lines, new applications are presently in fact doable and the significance of the implanted vision market is expanding altogether. Custom frameworks on-chip empower to install on a similar chip all the fundamental modules for a given framework, including computing, control and correspondence, giving a critical favorable position over equal multi-chip frameworks. Nonetheless, custom frameworks on-chip requires a long stretch of plan and numerous assets, human and materials. What's more, custom hardware likewise requires a preparation period by the programming specialists to completely abuse the capacities of the hardware, decreasing the aggressive preferred standpoint of these frameworks. This ends up noticeably basic as the quantity of particular units develops to confront the diverse algorithms utilized to take care of the Computer Vision issue. The target of this work is to give a solitary chip design ready to run a large portion of the Computer Vision algorithms with versatile execution on the basic strides of the algorithms. Furthermore, it must have the capacity to run the various strides so that the general execution is most certainly not traded off. The engineering likewise expects to lessen the time spent in moving the algorithms, diminishing the mapping stage by facilitating calculation parallelization and synchronization between the diverse simultaneous parts of the calculation. From the adaptability perspective, the framework must be secluded and adaptable so as to address diverse focuses available and meet diverse exchange offs, for example, execution, area or cost. Design changes and custom adjustments must be done effortlessly without significantly change the way the hardware works. Every one of these components joined will give enough adaptability and execution with a specific end goal to run efficiently a wide range of Computer Vision algorithms, with the advantage of utilizing a solitary gadget.

Significance Of The Study

These meander will probably plot a math unit or basically say a viper's IP focus using intensely Re-configurable number juggling unit for video encoding. The proposed plot re- arranges one and all FA-cells including the add/sub blocks by a twofold method of FA (DMFA). FA block can either work in fully accurate mode or approximate mode depending on the position of the control flag. The method of reasoning higher estimation of the given Application flag shows DMFA conditional working in the inexact mode. A basis low

estimation of the Application flag implies and shows the DMFA conditional working in the correct mode.

RATIONALE FOR SELECTING THE PROJECT

Pictures and recordings shift in a variety of properties like shading, assurance, sparkle, separate, inundation, darken, sort out, et cetera. Thusly, a honest figure strategy which gives pleasing survey quality to few particular sorts and parts recordings may disregard the quality of the other view. Things being what they are, the review experience is on a very basic level declined due to the rough position to not be altered to the current sort of motion picture seen. That may be implausible to be settled equipment and, subsequently a necessity rises for re-configuring the engineering in perspective of the qualities of the video being seen.

PROJECT FLOW

1. To study different Re-configurable summation unit techniques for traditional videoencoding methods.
2. To study Re-configurable summation unit technique for video encoding in arithmeticunits [1].
3. To design the dynamically Re-configurable arithmetic unit for video encoding usingVerilog HDL.

PROBLEM STATEMENT

There has been a lot of effort in creating imperativeness viable video pressure plans. Various they are shown in the relation for any particular occurrence for the motion picture formatted encoder unit. Assorted methodologies for control diminish fuse algorithmic changes [1], [2], voltage over-scaling [3] or dubious figuring of estimations [4]. A proposal to rough registering tothe methods has given way to totally renew open entryways bringing in the least powered motion picture pressure structures. Surmised figuring systems achieve a great deal of energy supports by exhibiting a little measure of mistake or error into the method of reasoning square. Assorted philosophies for figure fuse mistake introduction through voltage over scaling [5], [6], shrewd basis control [7] and circuit adjustments using couldn't mind less based streamlining procedures [8]. Late techniques, for instance, shows imperfect by supplanting summation unit by their inexact accomplices. The estimated summation units are gotten through keenly eradicating a part of the circuit rigged up transistors opposite to each other summation unit. A basic event to be considered is these estimated layouts are physically rigged up and wouldn‟t be able to change by not engaging the resynthesize process of the complete circuit. Given by the reference numbered

[9] and [10], the proposal similarly focuses estimating the summation units of the Development Approximation (ME) and Discrete Cosine Change (DCT) pieces on a motion picture encoder. In any case, the proposal exhibits nature of possibility of a capably re-configurable estimation, showing as things are shown up, nurtures by keeping up none the good hold on the app-level consistency estimations where in the meantime getting the consumption usage prizes on equipment figure. The put up framework would normally modify the level of equipment figure continuously in perspective of the video properties. Furthermore, such extraordinary reconfiguration also gives customers a hold handle for consistently changing yield nature of recordings and

consumption suave usage for battery-fueled media contraptions.

METHODOLOGY AND IMPLEMENTATION

IMPLEMENTATION PLAN

This territory depicts the unmistakable steps brought about building our proposed Re- configurable design and how it was introduced inside the MPEG encoder.

A. Re-configurable Summation unit/Subtraction unit Squares

Dynamic assortment of the level of figure ought to be conceivable when each of the summation unit/Subtraction unit squares is outfitted with no less than one of its inexact copies and it can switch between them as per essential. This Re-configurable design can fuse any rough version of the summation units/Subtraction units. As a wellspring of point of view, [9], [10] propose 6 different sorts of inexact circuits for summation units. Regardless it moreover ought to be ensured that the additional region overheads required for the estimated frames are unimportant with satisfactorily immense power speculation reserves. In this way, we have picked the two most blameless techniques displayed in [2] specifically truncation and gauge 5 for approximating the viper/Subtraction unit squares. Gauge 5 can be named as an enhanced variation of truncation as it just exchanges the two one piece inputs one as Entire and interchangeas Do (Choice 2). If A, B, and Cin are the 1-bit contributions to the Full Viper, by then the yields are Add up to = B and Cout = A. The resultant truth-table [10] exhibits that the yields are ideal for most of all info blends, in this way ended up being a predominant estimation mode than truncation. The proposed plot replaces each Full Viper (FA) cell of the summation units/Subtraction units with a Twofold Mode Full Summation unit (DMFA) cell in which each FA cell can work either in totally correct or in some figure mode. Both truncation and estimation 5 were attempted as the figure mode. Subsequently estimation 5 was chosen for its higher probability of giving the correct yield result than truncation which interminably yields 0 autonomous of the information. Fig. 3.1 shows the method of reasoning square chart of the DMFA cell which shapes the last 4 LSBs of a 8-bit Swell Convey Viper (RCA) as demonstrated Fig. 3.2. In like manner, it moreover contains the figure controller for delivering the fitting select signs for the multiplexers.



Figure : 1-bit Dual Mode Full Summation unit

A multi-mode FA cell would give even a better other choice than the DMFA from the motivation behind controlling the estimation measure. Nevertheless it in like manner extends the versatile nature of the decoder piece used for pronouncing the benefit select signs to the muxes and furthermore the method of reasoning overhead for the muxes themselves. This undermines the fundamental objective as most of the power save subsidizes that we get from approximating the bits are lost.

Or maybe the two-mode decoder and the 2:1 muxes have unimportant overhead and moreover give sufficient request over the estimation degree. It also shows the authenticity for picking twofold mode design over a higher mode one.

B. Consideration of DMFAs in ME and DCT squares:

The Sad computational summation units close by the internal DCT summation units and Subtraction units are supplanted with Re-configurable Summation unit Pieces (RAB). Each RAB can be conceptualized as a RCA (or some other viper discourage) with all the FA cells supplanted by The accompanying fundamental walk is to make sense of the right DA for a particular video. Actually, it looks good to have a feedback controller which will track the PSNR of the video over a period traverse and express the correct control signs to set the DA for the accompanying plan of sources of info. However this system ends up being absolutely outlandish since the yield PSNR ought to be appeared differently in relation to a splendid exact copy of the main video which is not immediately available. Distinctive hindrances fuse the power and range overheads required to build up the information controller and different extra sensible squares like degree comparators, registers, that will eat up a considerable bit of the venture reserves we have finished from the RABs. This is avoided by setting the DAs as demonstrated by the degrees of the most starting late prepared widely appealing comes to fruition inside the ME square and the contributions to the DCT. The accompanying portion shows the heuristics followed in setting the best possible DA for the ME and DCT squares.

DMFAs. Since ME and DCT are the two most computationally wide operations performed by the MPEG encoder [10], [11], concentrating on the constituent incorporate sub pieces will give the greatest power save stores among each one of the parts included inside the MPEG encoder. With no loss of clearing articulation, beginning now and into the not so distant the term viper is used to connote both summation unit and Subtraction unit hinders, since a Subtraction unit is confined using a summation unit itself.



Figure : An 8-bit Re-configurable Ripple Carry Summation unit Block with 4 LSBs equipped with approximation

1) DMFA Overhead: The power gating transistor and the multiplexers of the DMFA are planned to pick up the base conceivable overhead. Our examinations display that exchanging vitality of the CMOS transistors contributes toward a large portion of the aggregate power utilization of the FA and DMFA squares. This refinement in power can be ascribed fundamentally to the augmentation in stack capacitance of the FA hinder in light of the advancement of the data capacitance of the interfaced multiplexers. A little bit of the aggregate power is contributed by the extra exchanging of the multiplexers. Table I

besides displays that the power devoured amidst DMFA inferred mode is basically unimportant when separated and the right mode, which is an immediate consequence of the power gating of the FA dishearten by the pMOS transistor,as appeared in Fig. 3.2. Lessening in the information exchanging action of the multiplexers is besides a partner clarification behind this little measure of vitality. The extra overhead because of exchanging of the power gating transistor can be ignored, since its exchanging action is little a consequence of the likelihood of our exchanging computations. This is basically due to the spatial and regular locale of the pixel respects crosswise over completed incessant lodgings. The likelihood of RAB can comparatively be associated with other snake structures also. Summation unit models, for example, CBA and CSA, which besides contain FA as the fundamental building square, can be made exactness configurable by organize substitution of the FAs with DMFAs. Particular groupings, as CLA and tree summation units, utilize contrasting sorts of pass on incite and convey blocks as their fundamental building units, and in this manner require some extra changes as per go about as RABs. For instance, we finished a 16-bit CLA containing fourspecific sorts of important squares (Fig. 3.4) subordinate upon the closeness of whole (S), Cout, pass on extension (P), and pass on period (G) at various levels. We address the essential pieces introduce at the first (or lowermost) level of a CLA, which have inputs coming in obviously, as pass on look forward squares, CLB1 and CLB2. The refinement among them being that CLB1 produces an extra Cout hail separated and CLB2. Their taking a gander at twofold mode varieties, DMCLB1 and DMCLB2, have both S and P approximated by input operand B and both Cout and G approximated by input operand An, as appeared in Fig. 3.3.



Figure : 1-bit dual-mode carry propagate generate blocks.

The essential squares show up at the more lifted measures of CLA levels of authority are inferredas duplicate and convey pieces, PGB1 and PGB2. For this condition, PGB1 produces an additional Cout yield as separated and PGB2. As appeared in Fig. 7, the configurable twofold mode alterations, DMPGB1 and DMPGB2, utilize inputs Father and GB as approximations for yields P and G, independently, while working in the unpleasant mode. These approximations were picked likely guaranteeing that the degree of the likelihood of right respect the extra circuit overhead for each of the pieces is expansive. Table II plots the yields of each of the twofold mode pieces while working in either right or derived mode. For a Re-configurable CLA, DMCLB1 and DMCLB2 pieces are approximated by the DA. In any case, the DMPGB1 and MPGB2 squares are approximated precisely when every last DMCLB1, DMCLB2, DMPGB1, and DMPGB2 piece, which has a place with the transitive fan-in cones of the concerned square, is approximated. Something

different, the piece is worked in the correct mode.



Figure : 8-bit Re-configurable CLA block.

Basic Block (adder type)	Outputs for APP = 0 (accurate mode)	Outputs for APP = 1 (approximate mode)
DMFA (RCA, CBA, CSA)	$S = A \oplus B \oplus C_{in}$ $C_{out} = AB + BC_{in} + AC_{in}$	$S = B$ $C_{out} = A$
DMCLB1 (CLA)	$P = A \oplus B$ $G = AB$ $S = P \oplus C_{in}$ $C_{out} = G + PC_{in}$	$P = B$ $G = A$ $S = B$ $C_{out} = A$
DMCLB2 (CLA)	$P = A \oplus B$ $G = AB$ $S = P \oplus C_{in}$	$P = B$ $G = A$ $S = B$
DMPGB1 (CLA)	$P = P_A P_B$ $G = G_B + G_A P_B$ $C_{out} = G + PC_{in}$	$P = P_A$ $G = G_B$ $C_{out} = G + PC_{in}$
DMPGB2 (CLA)	$P = P_A P_B$ $G = G_B + G_A P_B$	$P = P_A$ $G = G_B$

Table : Dual-mode block outputs for accurate and approximate modes

The essential squares show up at the more lifted measures of CLA levels of authority are inferred as duplicate and convey pieces, PGB1 and PGB2. For this condition, PGB1 produces an additional Cout yield as separated and PGB2. As appeared in Fig. 7, the configurable twofold mode alterations, DMPGB1 and DMPGB2, utilize inputs Father and GB as approximations for yields P and G, independently, while working in the unpleasant mode. These approximations were picked likely guaranteeing that the degree of the likelihood of right respect the extra circuit overhead for each of the pieces is expansive. Table II plots the yields of each of the twofold mode pieces while working in either right or derived mode. For a Re-configurable CLA, DMCLB1 and DMCLB2 pieces are approximated by the DA. In any case, the DMPGB1 and DMPGB2 squares are approximated precisely when every last DMCLB1, DMCLB2, DMPGB1, and DMPGB2 piece, which has a place with the transitive fan-in cones of the concerned square, is approximated. Something different, the piece is worked in the correct mode.

RESULTS & Discussion

Results for pixel combining for red, green and blue components – (case 0-4)



Figure : Data input with test case 0 to 4

In the above figure we see example of combining 2 pixels named „a" and „b" having pixel components as ra, ga, ba and rb, gb, bb respectively. Each of the components is of 8 bits. And we obtain the sum for each of the components and it is copied to the both pixel „a" and „b" for its respective components.

For operating the system in accurate and approximate modes, the „dsel" lines takes up the combinations and the same is shown as the cases going from case 0 through case 15. Where, dsel is 4 bit combination.

Taking common inputs for all the cases, but varying only dsel, we see the test cases as follows,

INPUTS		OUTPUT
Input „a"	Input „b"	Summation
ra = 11010000	rb = 11110001	rs = 00100001
ga = 00010001	gb = 10000111	gs = 10010110
ba = 00110101	bb = 11000101	bs = 11110000

Table : Test cases inputs and its accurate output

CASE 0:

Considering dsel = 0000, the system is set to accurate mode and there is no loss in the obtained output. The individual component outputs are:

rs = 00100001

gs = 10010110

bs = 11110000

CASE 1:

Considering dsel = 0001, the system is set to approximate mode with 93.75% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 10000001

gs = 10010100

bs = 11111010

CASE 2:

Considering dsel = 0010, the system is set to approximate mode with 87.5% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 11000001

gs = 10010001

bs = 11111011

CASE 3:

Considering dsel = 0011, the system is set to approximate mode with 81.25% of operation and there is some loss introduction in the obtained output. The individual component outputs

are:

rs = 11000001

gs = 10011011

bs = 11111001

CASE 4:

Considering dsel = 0100, the system is set to approximate mode with 75% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 11000001

gs = 10011011

bs = 11111001

bs = 11111101

CASE 6:

Considering dsel = 0110, the system is set to approximate mode with 62.5% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 11000001

gs = 10010111

bs = 11110101

CASE 7:

Considering dsel = 0111, the system is set to approximate mode with 56.25% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 11000001

gs = 10010111

bs = 11110101

CASE 8:

Considering dsel = 1000, the system is set to approximate mode with 50% of operation and there is some loss introduction in the obtained output. The individualcomponent outputs are:

rs = 11000001

gs = 10010111

bs = 11110101

CASE 9:

Considering dsel = 1001, the system is set to approximate mode with 43.75% of operation and there is some loss introduction in the obtained output. The individualcomponent outputs are:

rs = 11010001

gs = 10000111

bs = 11100101

Results for pixel combining for red, green and blue components – (case 5-9)



Figure : Data input with test case 5 to 9

Results for pixel combining for red, green and blue components – (case 10-12)

Figure : Data input with test case 10 to 12

CASE 10:

Considering dsel = 1010, the system is set to approximate mode with 37.5% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 11110001

gs = 10000111

bs = 11000101

CASE 11:

Considering dsel = 1011, the system is set to approximate mode with 31.25% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 11110001

gs = 10000111

bs = 10000101

CASE 12:

Considering dsel = 1100, the system is set to approximate mode with 25%

of operation and there is some loss introduction in the obtained output. The individualcomponent outputs are:

rs = 11110001

gs = 10000111

bs = 01000101

Results for pixel combining for red, green and blue components – (case 13-15)

Figure : Data input with test case 13 to 15

CASE 13:

Considering dsel = 1101, the system is set to approximate mode with

18.75% of operation and there is some loss introduction in the obtained output. The individualcomponent outputs are:

rs = 11110001

gs = 10000111

bs = 11000101

CASE 14:

Considering dsel = 1110, the system is set to approximate mode with

12.5% of operation and there is some loss introduction in the obtained output. The individualcomponent outputs are:

rs = 11110001

gs = 10000111

bs = 11000101

CASE 15:

Considering dsel = 1111, the system is set to approximate mode with 6.25% of operation and there is some loss introduction in the obtained output. The individual component outputs are:

rs = 11110001

gs = 10000111

bs = 11000101

ADVANTAGES

- In the proposed method, the number of operation in terms of instruction literally is reduced making it have an advantage over the speed, power consumption parameters of the design.
- Process payload for generating the summation data is reduced.
- Data compression due to pixel copying gives the data storage size to be in 50% reduction.
- Easy to use the IP with only inputting the data. That is the only job to be taken care of user. Since it has interface lines.

DISADVANTAGES

- If 100% approximate mode is engaged, the quality of the video will have lot of impact.
- This system can only be engaged for fixed frame rates.

APPLICATIONS

- Real-time video mixers and switchers.
- High speed video scrambler units.
- Utilized video compressor and transmissions.
- Real time video transition switcher‟s employ high speed the proposed units.

CONCLUSION

This paper proposed a Re-configurable estimated design for MPEG encoders that enhance control usage while keeping up yield quality across finished different info recordings. The proposed design relies upon the possibility of logically reconfiguring the level of figure in the equipment in perspective of info properties. It requires the customer to simply show the general slightest quality for recordings instead of choosing the level of equipment estimation. Our exploratory results show that the proposed design realizes control reserve funds equivalent to a benchmark approach that uses settled inexact equipment while with respect to quality goals across finished different recordings. Future work joins the combination of other gauge methods and extending the approximations to other number-crunching and practical squares.

FUTURE SCOPE

Re-configurable approximate arithmetic units for movement estimation with error detection and data recovery architecture can be designed in light of the Buildup and-Remainder (RQ) code. This architecture is utilized which has a solitary PE and a TCG for computing the test codes for the pixel esteems. The future change in this architecture can be based by the idea of progressively reconfiguring the level of estimate, while keeping up output quality crosswise over various input videos, by the way it streamline power utilization and less deferral. It incorporates the joining of other guess procedures and stretching out the approximations to other arithmetic and functional.

REFERENCE

" [1] M. Elgamel, A. M. Shams, and M. A. Bayoumi, "A comparative analysis for low power motion estimation VLSI architectures," in Proc. IEEE Workshop Signal Process. Syst. (SiPS), Oct. 2000, pp. 149–158. "

" [2] F. Dufaux and F. Moscheni, "Motion estimation techniques for digital TV: A review and a new contribution," Proc. IEEE, vol. 83, no. 6, pp. 858–876, Jun. 1995. "

" [3] I. S. Chong and A. Ortega, "Dynamic voltage scaling algorithms for power constrained motion estimation," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2. Apr. 2007, pp. II-101–II-104. "

" [4] I. S. Chong and A. Ortega, "Power efficient motion estimation using multiple imprecise metric computations," in Proc. IEEE Int. Conf. Multimedia Expo, Jul. 2007, pp. 2046–2049. "

" [5] D. Mohapatra, G. Karakonstantis, and K. Roy, "Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator," in Proc. 14th ACM/IEEE Int. Symp. Low Power Electron. Design (ISLPED), 2009, pp. 195–200. "

" [6] J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, "Probabilistic arithmetic and energy efficient embedded signal processing," in Proc. Int. Conf. Compil., Archit., Synth. Embedded Syst. (CASES), 2006, pp. 158–168. "

" [7] D. Shin and S. K. Gupta, "A re-design technique for datapath modules in error tolerant applications," in Proc. 17th Asian Test Symp. (ATS), 2008, pp. 431–437. "

" [8] S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, "SALSA: Systematic logic synthesis of approximate circuits," in Proc. 49th Annu. Design Autom. Conf. (DAC), Jun. 2012, pp. 796–801. "

" [9] V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, "IMPACT: IMPrecise summation units for low-power approximate computing," in Proc. 17th IEEE/ACM Int. Symp. Low-Power Electron. Design (ISLPED), Aug. 2011, pp. 409–414. 88"