FULL ADDER ANALYSIS USING FINFET TRANSISTORS

K.ARCHANA

Asst. Professor, Dept. of ECE, MIST, HYDERABAD -500070, INDIA archana.kamireddy2@gmail.com

Dr. JASPAL KUMAR.

Professor & HOD, ECE Dept. of ECE, MIST, HYDERABAD -500070, INDIA. jaspalkumar@rediffmail.com

Abstract:

The objective of this paper is to analyze Full Adder circuit using FinFET which solves the problems faced in CMOS circuits. The proposed FinFET based circuit reduce the power consumption. As CMOS circuit performance reduces when fabricated below45nm technology, alternative FinFET devices is the solution. The basic motivation is to Analyze an efficient, fast and low power full adder. Since the basic building block of a multiplier is an adder circuit, a study on the area and the power consumed by different adders was reviewed and a proper relation was found out between power and area complexity of all the adders under consideration.

Keywords: CMOS, FINFET, Leakage current, Power Consumption, I. INTRODUCTION

Today, number of portable applications requires, a limited amount of available powera small footprint, low power and high performance circuit. Consequently, low power circuits become a major design concern for the of microprocessors and system components. Research effort low on power microelectronics has been stepped up and the low power VLSI systems are appeared excessively in demand. An adder is one of the most vital component of a CPU (central processing unit), an arithmetic logic unit (ALU), a point block and address generation floating like a cache or access block, cell phones, personal digital assistant (PDA) and laptop for staff, device on the basis of the battery. So the design of a high performance full adder becomes very useful and vital [1]. One of the best known full adder is the CMOS standard full adder, which uses 28 transistors, shown in the fig.1 In this document, we present a complete 1-bit adder circuit using 10 transistors with adequate power consumption and delay characteristics. The main advantages of 10 transistor full adders are, small area compared to full adder with large number of transistors [2], lower power consumption and lower operating voltage. It becomes more difficult and even obsolete to continue operating at full voltage back and forth as you pursue designs with fewer transistors and less power consumption [3]. The pass transistor logic, the output voltage moves back and forth can be graded up in connection with the problem of loss threshold therefore attractive idea is essential for improvement in the overall module performance [4]-[5]. The main disadvantage of 10-transistor full adder is that it suffer from a loss in the threshold voltage of the pass-through transistors. All have double threshold losses at the full adder output terminals [6]. These drawbacks have been overcomed by applying the double gate FINFET method 1Bit full adder Design. There is a need to use areal and energy-efficient VLSI circuits. The DB FINFET has two electrically independent gates, giving circuit designers more design flexibility. Dual gate field effect transistors, referred



as an alternative, to reduce short channel



effects (SCE). Fig 1.Conventional Full Adder

1-bit FULL ADDER :

In this article we present a complete 1bit adder circuit, with adequate power consumption, execution latency, and duty cycle . The main advantage of full adder using 10 transistor is its low area compared to that of full count adders for higher gates, low power consumption and low operating voltage. It is becoming increasingly difficult and even obsolete to maintain full voltage forward and operation as reverse designs are developed with fewer transistors and lower power consumption. Reducing the voltage swing is, on the one side, beneficial for energy consumption. On the other side, this can lead to slow switching in the case of cascade operation, such as ripple.

When operating at low VDD, a degraded output signal may even cause circuit failure. Therefore, for structures with low-voltage oscillations, special attention should be given for the stability of power consumption and speed. We need 4 XOR transistors to implement several full 10-titransistor adders. A 2to-1 multiplexer circuit or circuit with 4 XNOR transistors. The 1-bit full adder circuit is shown in Figure 2.



Fig.2. Diagram of 1 bit Full adder

This topology uses a total of 10 transistors to implement the following logical expressions. Consider a complete 1-bit adder. This circuit has two operands, A and B, and an input carry Cin.

II. FINFET

FinFET means Fin Field Effect Transistor. FinFET is a Non Planar Dual Gate Transistor used in the Silicon Architecture which consists of very large computational density. FinFET was coined by Berkeley researchers of university of California and it was developed for the use of Silicon-on-Insulator. FinFET technology takes its name from the fact that the FET structure looks like a set of "fins". The main characteristic of the FinFET is, it has a conducting channel wrapped by a thin silicon "fin". The thickness of the fin determines the effective channel length of the device.

A fin Field Effect Transistor (FinFET) is a multigate device, built on a substrate where the gate is placed on two, three, or four sides of the channel or wrapped around the channel, forming a double gate structure. The FinFET devices have significantly faster switching speed and higher current density than planar CMOS (complementary metal-oxidesemiconductor) technology. Basic structure of FINFET is shown in Fig: 3.





FinFET Structure The attractiveness of FinFET is its 3D structure that rise above the planar substrate giving more volume than a planar gate for same planar area. This gate electrode operates on a single transistor. In contrast to a Planar the source and Drain channel is built by three dimensions on the top of the silicon substrate called as Fin. MOSFET FinField Effect techniques are promising substitutes for bulk CMOS at nanoscale.

The main advantage of FinFET full adder is Low cost, suppressed Short channel effects and Better in Driving current. In digital circuits, Full adders are used extensively. The performance of 1-bit full adder using FinFET is benchmarked against conventional CMOS full adder. The FinFET based full adder shows a large reduction in delay and provided the device with high speed performance which is better than the conventional CMOS Full Adder. The FinFET has better and faster switching speed due to the presence of multiple gates in the FinFET structure and drives more current compared to MOSFET structure.

III. 1-Bit Full Adder Using CMOS & FINFET

The FINFET double-gate method is applied in the 1-bit full adder design. Here, the self-detecting front and door controls rear in DG FinFET can be effectively used to increas e performance and reduce power consum ption. On non-critical paths, selfdetermining gate control can be used to connect transistors in parallel. A second gate was added opposite the conventional gate in double gate FINFETS (DG), which was predictable due to its short channel effects, forward-

looking and superior

control as well as leakage current control. FINFET operations are recognized as a short gate (SG) mode with connected gates of a transistor, an independent gate (IG) mode in which self-determined digital signals are used to drive two of the device's gates, a low power mode and an optimum power mode where the tailgate i s connected to reverse bias voltage to red uce the power leakage and hybrid mode, i n which the arrangement of the shutter m odes of low power works and is itself defi ning.

Critical barriers to a scaling of CMOS bel ow

45nm are gate dielectric leakage current a nd the optimum variations Over short channel device structures. FinFET offer excellent control over short channel effects, low leakage a nd better performance at 45 nm which hel p to overcome scaling obstacles.

The DG FINFET circuit used in the 1-bit adder is shown in Figure 4. Figure 5 full 1-bit shows the full adder Output waveform using the FINFET method.



result can be measured using the CADENCE VIRTUOSO tool.

IV. CONCLUSION

Anveshana's International Journal of Research in Engineering and Applied Sciences EMAILID:<u>anveshanaindia@gmail.com</u>,WEBSITE:<u>www.anveshanaindia.com</u> 67



Fig 4. 1-bit FinFET full adder



Fig 5. Waveforms of 1-bit FinFET full adder



Fig.6 Waveforms of 1-bit CMOS full adder

Digital CMOS - circuit may have three main sources of energy dissipation, namely, the dynamic power, short circuit and leakage. A 1-Bit Full Adder based on the FINFET method has been proposed. Analysis of the simulation results confirm that the applicability of the FINFET method in the design of full adder shows that the power dissipation parameter is 25-30% less than the CMOS method with a supply voltage of 0.7 V. In general, we achieve minimum power dissipation. The simulation We investigated on the performance and parameters of the circuit , as the operationg current, a current leakage and the leakage power related to 1 Bit Full a FinFET in cadence Adder using virtuous 45nm. The advantage of having the same functionality with very few will transistors be useful when performing an 1bit full adder. Mobility is improved in devices with high ribs due to increased tensile stress . We were also rated duty cycle of 96.56%, which is approximately 2 times higher than the CMOS 1 Bit full adder.

REFERENCES

[1] Rabaey 1. M., A. Chandrakasan, B. Nikolic, D igital Integrated Circuits ,A Design Perspective ,2 nd 2002, Prentice Hall, Englewood Cliffs, N1.

[2] Deng Wang, Maofeng Yang, Wu Cheng, Xuguang

Guan, Zhangming Zhu, Yintang Yang, Novel Low Power Complete Adder Cells in 180nm CMOS Te chnology",4th IEEE Conference on IndustrialElec tronics and Applications, ICIEA 2009, pp. 430

[3] Lu Junmin; Shu Yan; Lin Zhenghui; Wang Lin g, "The new high speed low power adder cell wit h IO transistor", Proceedings of the 6th Internatio nal Conference on the technology of integrated circuits and solid body, Volume 2, pp. 1155-1158, 2001.

[4] Adarsh Kumar Agrawal, Shivshankar Mishra,

and RK Nahariya, "Proposing a New Topology for a Full Adder Mixed with Low Power and High Speed GDI," adopted in the Proceedings of the IEEE International Conference on Power, Control and Integrated Systems (ICPCES), November 28 -IDec. 2010.

[5] N. M. Chore and R. N. Mandavgane, "low powe r, high speed 1 bit full adder, " Proceedings on at 1 2 - First

International Conference on the network, and VLSI Signal Processing, pp. 302-307, 2010.

[6] Shivshankar Mishra, V. Narendar, Dr. RA. Mis hra "About to Design the High Performance 1Bit F ull Adder circuits using CMOS", Proceedings, pub lished by the International Journal of Computer Ap plications® (IJCA) 2011. [7] 1.P. Koldin g, FinFETs and other transistors

with multiple gates , 1- ed. Springer: New York, 2008, pp. 4-25.



[8] ER Hsieh and SS Chung, "Proximity of the deformation effect to an increase in electron mobili ty in the silicon carbon source drain structure of n channel metal oxide semiconductor FETs," Appl. P hys. Lett., Vol. 96, no. 9, p. 093501, March 2010.

[9] K. Akarvardar, CD - Young, D. Wexler, K.-W. Eng, I. Ock, M. Rogers, et al., "Performance a nd variability of multi VT FinFETs using fins dopin g, "in Proc. VLSI TSA, 2012, awaiting publication

[10] K. Kim, K. K. Das, R. W.Joshi and K.-T. Chuang, "Leakage Power Analysis of 25nm CM OS Circuits and Dual Gate Devices," IEEE Trans. Electronic devices, vol. 52, no. 5, pp. 980-986

May 2005.

[11] Jin-Fa-Lin, Yin Tsung Hwan, Min-Hwa Sheu, and Cheng Che-Ho, "New Energy Efficient High Speed 10-

Transistor Full Adder" IEEE Trans. Syst schema. T O ME:

Regular documents, in1.54, n. 5, pages 1050-1059, May 2007.

[12] HT Bui, Y. Wang and Y. Jiang, "Design and A nalysis of adders full input - of the transistor output of the low power with use of the gate XOR-XNOR", IEEE Trans. Syst schema. II, Analog Digital Signal Processing, Vol. 49, no. I, pp. 25-30 January 2002.

[13] M. O. Simsir, A. N. Bhoja and N. K. Jha, "Sim ulation of fault for FinFET circuits," in Proc. In t. Symp. Archit. At

the nano scale, June 2010, pp. 4146.

[[14] JM Rabaey, A.Chandrakasan, B.Niko lic, Digital Integrated Circuits Perspective Design, Pearson Education Publishing - 2nd Edition, 2008.

[15]. "Saraswat, Richa; Akashe, Shyam; Babu, Shyam, "Designing and simulation of full adder cell using FINFET technique," Intelligent Systems and Control (ISCO), 2013 7th International Conference, pp.261-264, 4-5 Jan. 2013".

[16]. Yadav, N.; Khandelwal, S.; Akashe, S., "Design and analysis of FINFET pass transistor based XOR and XNOR circuits at 45nm Technology," Control Computing Communication & Materials (ICCCCM), 2013 Inte rnational Conference, pp.1-5, 3-4 Aug. 2013.

[17]. J. Whitehouse and E. John "Leakage and Delay Analysis in FinFET Array Multiplier Circuits", Circuits and Systems (MWSCAS), 2014 IEEE 57th International Midwest Symposium, August, pp.909-912.

[18]. M. Vamsi Prasad, K.Naresh Kumar, "Low Power FinFET Based Full Adder Design", International Journal of Advanced Research in Computer and Communication Engineering ISO 3297:2007 Certified Vol. 6, Issue 8, August 2017.